



Modularity through Memory Virtualization

Prof. George Candea

School of Computer & Communication Sciences

Objectives

Objectives

- Understand memory virtualization
 - *the coolest form of modularization we have in operating systems*
- Back-of-the-envelope calculations
 - *sanity-check a design before writing any code*

Outline

- Names and Page Tables
 - *PT = directory for mapping memory names (VA) to memory locations (PA)*
 - *Specific example: Intel Skylake microarchitecture*
- Caching
 - *Generalities*
 - *Caching in name translation*
- Key reference values for system design


Examples of Names


- Memory address
 - *names a memory location*
- Pointer
 - `void*` names the location of a memory word
 - `int*` names the location of an integer
- Virtual memory address
 - *names (from userspace) a physical memory address*


Names & Page Tables


Names


- Scope
 - *Private*: unique within a context (e.g., a private IP address)
 - *Global*: unique across contexts (e.g., a global IP address)
- Structure
 - *Hierarchical*: name relationship implies object relationship (e.g., two IP addresses sharing the same prefix)
 - *Flat*: name relationship implies nothing (e.g., content IDs in Peer-to-Peer networks)
- Naming system
 - *Directories* of name→value mappings, support name lookups and updates
























Indirection









HW walks page tables
OS updates them




HW walks page tables
OS updates them




HW walks page tables
OS updates them



HW walks page tables
OS updates them




HW walks page tables
OS updates them



$2^9=512$ entries
8 bytes / entry

HW walks page tables
OS updates them




2⁹=512 entries
8 bytes / entry


- Hierarchy** of name directories:
- scalability for sparse namespaces
 - locality of reference

HW walks page tables
OS updates them

Virtual addr



Virtual addr




Hierarchy of name directories:


- scalability for sparse namespaces
- locality of reference

Root of hierarchy


Virtual addr




Virtual addr



Virtual addr



Virtual addr




Hierarchy of name directories:


- scalability for sparse namespaces
- locality of reference

Root of hierarchy


Virtual addr



Virtual addr




Virtual addr




Hierarchy of name directories:

- scalability for sparse namespaces
- locality of reference


Root of hierarchy



VA bit index



VA bit index



CR3 (root)

VA bit index

Execute disabled														Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																																					
63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.			CR3														
X D 3	Ignored												Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	<u>1</u>	PML4E: present												
Ignored																													<u>0</u>				PML4E: not present																		

CR3 (root)

Top-level
page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																		
63	62	61	60	59	58	57	56	55	54	53	52	51		M1	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3														
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																										0		PML4E: not present																						
X D	Prot. Key		Ignored					Rsvd.		Address of 1GB page frame					Reserved										P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page													
X D	Ignored											Rsvd.		Address of page directory														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory												
Ignored																										0		PDPTE: not present																						

CR3 (root)

Top-level
page table

2nd
page table

VA bit index

Execute disabled																												Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																							
6	6	6	6	5	5	5	5	5	5	5	5	5		M ¹	M-1			3	3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3															
X D 3	Ignored												Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																										0		PML4E: not present																							
X D	Prot. Key		Ignored				Rsvd.		Address of 1GB page frame				Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																				
X D	Ignored						Rsvd.		Address of page directory										Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																						
Ignored																										0		PDPTE: not present																							
X D	Prot. Key		Ignored				Rsvd.		Address of 2MB page frame						Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																				
X D	Ignored						Rsvd.		Address of page table										Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																						
Ignored																										0		PDE: not present																							

CR3 (root)

Top-level
page table

2nd
page table

3rd
page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																			
63	62	61	60	59	58	57	56	55	54	53	52	51		M1	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3															
X D 3	Ignored										Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present														
Ignored																									0		PML4E: not present																								
X D	Prot. Key		Ignored				Rsvd.		Address of 1GB page frame				Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																				
X D	Ignored						Rsvd.		Address of page directory										Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																					
Ignored																									0		PDPTE: not present																								
X D	Prot. Key		Ignored				Rsvd.		Address of 2MB page frame						Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																				
X D	Ignored						Rsvd.		Address of page table										Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																					
Ignored																									0		PDE: not present																								
X D	Prot. Key		Ignored				Rsvd.		Address of 4KB page frame						Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																									
Ignored																									0		PTE: not present																								

CR3 (root)

Top-level page table

2nd page table

3rd page table

Last page table

VA bit index

Execute disabled																												Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																						
6	6	6	6	5	5	5	5	5	5	5	5	5		M ¹	M-1			3	3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	
Reserved															Address of PML4 table															Ignored					P C D	P W T	I gn.			CR3										
X D 3	Ignored												Rsvd.		Address of page-directory-pointer table															Ign.			R s v d	I g n	A	P C D	P W T	U /S	R /W	<u>1</u>	PML4E: present									
Ignored																												<u>0</u>	PML4E: not present																					
X D	Prot. Key		Ignored					Rsvd.		Address of 1GB page frame					Reserved										P A T	Ign.		G	<u>1</u>	D	A	P C D	P W T	U /S	R /W	<u>1</u>	PDPTE: 1GB page													
X D	Ignored							Rsvd.		Address of page directory															Ign.				<u>0</u>	I g n	A	P C D	P W T	U /S	R /W	<u>1</u>	PDPTE: page directory													
Ignored																												<u>0</u>	PDPTE: not present																					
X D	Prot. Key		Ignored					Rsvd.		Address of 2MB page frame										Reserved					P A T	Ign.		G	<u>1</u>	D	A	P C D	P W T	U /S	R /W	<u>1</u>	PDE: 2MB page													
X D	Ignored							Rsvd.		Address of page table															Ign.				<u>0</u>	I g n	A	P C D	P W T	U /S	R /W	<u>1</u>	PDE: page table													
Ignored																												<u>0</u>	PDE: not present																					
X D	Prot. Key		Ignored					Rsvd.		Address of 4KB page frame															Ign.			G	P A T	D	A	P C D	P W T	U /S	R /W	<u>1</u>	PTE: 4KB page													
Ignored																												<u>0</u>	PTE: not present																					

CR3 (root)

Top-level
page table

2nd
page table

3rd
page table

Last
page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																			
63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.			CR3														
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1		PML4E: present												
Ignored																																0			PML4E: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 1GB page frame				Reserved								P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1		PDPTE: 1GB page																	
X D	Ignored						Rsvd.		Address of page directory														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1		PDPTE: page directory																
Ignored																																0			PDPTE: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 2MB page frame								Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1		PDE: 2MB page																	
X D	Ignored						Rsvd.		Address of page table														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1		PDE: page table																
Ignored																																0			PDE: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1		PTE: 4KB page																
Ignored																																0			PTE: not present																

CR3 (root)

Top-level page table



2nd
page table

3rd
page table

Inter
Last
page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through User / Supervisor Write / Read-only Present																			
63	62	61	60	59	58	57	56	55	54	53	52	51		M1	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.			CR3														
X D 3	Ignored										Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present														
Ignored																																		0	PML4E: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 1GB page frame				Reserved								P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																		
X D	Ignored						Rsvd.		Address of page directory														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																		
Ignored																																		0	PDPTE: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 2MB page frame								Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																		
X D	Ignored						Rsvd.		Address of page table														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																		
Ignored																																		0	PDE: not present																
X D	Prot. Key		Ignored				Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																	
Ignored																																		0	PTE: not present																

CR3 (root)

Top-level page table

2nd page table

3rd page table

Last page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																			
63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3															
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present													
Ignored																															0	PML4E: not present																			
X D	Prot. Key		Ignored				Rsvd.		Address of 1GB page frame				Reserved								P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																		
X D	Ignored						Rsvd.		Address of page directory														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																		
Ignored																															0	PDPTE: not present																			
X D	Prot. Key		Ignored				Rsvd.		Address of 2MB page frame								Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																		
X D	Ignored						Rsvd.		Address of page table														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																		
Ignored																															0	PDE: not present																			
X D	Prot. Key		Ignored				Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																	
Ignored																															0	PTE: not present																			

CR3 (root)

Top-level page table

2nd-level page table

3rd-level page table

Last-level page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																			
63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved														Address of PML4 table														Ignored					P C D	P W T	Ign.				CR3												
X D 3	Ignored										Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present														
Ignored																																	0	PML4E: not present																	
X D	Prot. Key	Ignored				Rsvd.		Address of 1GB page frame				Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																					
X D	Ignored						Rsvd.		Address of page directory														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																		
Ignored																																	0	PDTPE: not present																	
X D	Prot. Key	Ignored				Rsvd.		Address of 2MB page frame						Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																					
X D	Ignored						Rsvd.		Address of page table														Ign.		0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																		
Ignored																																	0	PDE: not present																	
X D	Prot. Key	Ignored				Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																		
Ignored																																	0	PTE: not present																	

CR3 (root)

Top-level page table

2nd-level page table

3rd-level page table

Last-level page table

VA bit index

Execute disabled																												Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
6	6	6	6	5	5	5	5	5	5	5	5	5		M ¹	M-1			3	3	3	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
Reserved															Address of PML4 table															Ignored								P C D	P W T	Ign.			CR3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
X D 3	Ignored												Rsvd.			Address of page-directory-pointer table															Ign.							Rsvd.	I gn	A	P C D	P W T	U /S	R /W	1	PML4E: present																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Ignored																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																

CR3 (root)

Top-level
page table

2nd-level
page table

3rd-level
page table

Last-level
page table

VA bit index

Execute disabled																																Global Page size Dirty Accessed Caching disabled Write-through caching User / Supervisor Write / Read-only Present															
63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	10	9	8	7	6	5	4	3	2	1	0							
X D 3	Reserved													Address of PML4 table													Ignored			P C D	P W T	Ign.		CR3													
	Ignored										Rsvd.			Address of page-directory-pointer table													Ign.			R s v d	I g n	A	P C D		P W T	U / S	R / W	1									
	Ignored																														0	PML4E: not present															
X D	Prot. Key		Ignored					Rsvd.			Address of 1GB page frame					Reserved								P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page											
X D	Ignored							Rsvd.			Address of page directory													Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory												
	Ignored																														0	PDPTE: not present															
X D	Prot. Key		Ignored					Rsvd.			Address of 2MB page frame								Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page												
X D	Ignored							Rsvd.			Address of page table													Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table												
	Ignored																														0	PDE: not present															
X D	Prot. Key		Ignored					Rsvd.			Address of 4KB page frame													Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page											
	Ignored																														0	PTE: not present															

CR3 (root)

Top-level page table

2nd-level page table

3rd-level page table

Last-level page table

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored			P C D	P W T	Ign.													CR3					
X D 3	Ignored												Rsvd.	Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1											PML4E: present		
Ignored																																				0											PML4E: not present				
X D	Prot. Key ⁴	Ignored										Rsvd.	Address of 1GB page frame					Reserved					P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1											PDPTE: 1GB page					
X D	Ignored												Rsvd.	Address of page directory														Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1											PDPTE: page directory		
Ignored																																				0											PDTPE: not present				
X D	Prot. Key ⁴	Ignored										Rsvd.	Address of 2MB page frame					Reserved					P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1											PDE: 2MB page					
X D	Ignored												Rsvd.	Address of page table														Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1											PDE: page table		
Ignored																																				0											PDE: not present				
X D	Prot. Key ⁴	Ignored										Rsvd.	Address of 4KB page frame														Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1											PTE: 4KB page		
Ignored																																				0											PTE: not present				

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²															Address of PML4 table															Ignored				P C D	P W T	Ign.				CR3											
X D 3	Ignored										Rsvd.				Address of page-directory-pointer table															Ign.				R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present									
Ignored																												0				PML4E: not present																			
X D	Prot. Key ⁴			Ignored				Rsvd.				Address of 1GB page frame						Reserved				P A T	Ign.				G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page															
X D	Ignored										Rsvd.				Address of page directory															Ign.				0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory									
Ignored																												0				PDTPE: not present																			
X D	Prot. Key ⁴			Ignored				Rsvd.				Address of 2MB page frame						Reserved				P A T	Ign.				G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page															
X D	Ignored										Rsvd.				Address of page table															Ign.				0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table									
Ignored																												0				PDE: not present																			
X D	Prot. Key ⁴			Ignored				Rsvd.				Address of 4KB page frame															Ign.				G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page											
Ignored																												0				PTE: not present																			

Execute disabled


Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present


63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored				P C D	P W T	Ign.				CR3													
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present													
Ignored																									0				PML4E: not present																						
X D	Prot. Key ⁴		Ignored			Rsvd.		Address of 1GB page frame					Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																						
X D	Ignored					Rsvd.		Address of page directory														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																		
Ignored																									0				PDTPE: not present																						
X D	Prot. Key ⁴		Ignored			Rsvd.		Address of 2MB page frame					Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																						
X D	Ignored					Rsvd.		Address of page table														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																		
Ignored																									0				PDE: not present																						
X D	Prot. Key ⁴		Ignored			Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																		
Ignored																									0				PTE: not present																						


Execute disabled


Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present


63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored			P C D	P W T	Ign.													CR3					
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1											PML4E: present		
Ignored																													0													PML4E: not present									
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 1GB page frame						Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1											PDPTE: 1GB page								
X D	Ignored						Rsvd.		Address of page directory														Ign.			0		I g n	A	P C D	P W T	U / S	R / W	1											PDPTE: page directory						
Ignored																													0													PDTPE: not present									
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 2MB page frame						Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1											PDE: 2MB page								
X D	Ignored						Rsvd.		Address of page table														Ign.			0		I g n	A	P C D	P W T	U / S	R / W	1											PDE: page table						
Ignored																													0													PDE: not present									
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 4KB page frame														Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1											PTE: 4KB page						
Ignored																													0													PTE: not present									











Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3															
X D 3	Ignored										Rsvd.			Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																													0		PML4E: not present																				
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 1GB page frame						Reserved				P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																		
X D	Ignored						Rsvd.			Address of page directory												Ign.			0		I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																	
Ignored																													0		PDTPE: not present																				
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 2MB page frame						Reserved				P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																		
X D	Ignored						Rsvd.			Address of page table												Ign.			0		I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																	
Ignored																													0		PDE: not present																				
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 4KB page frame												Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																	
Ignored																													0		PTE: not present																				

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored			P C D	P W T	Ign.		CR3																
X D 3	Ignored										Rsvd.			Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																															0		PML4E: not present																		
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 1GB page frame							Reserved			P A T	Ign.			0		1		D		A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page															
X D	Ignored						Rsvd.			Address of page directory														Ign.			0		I g n		A	P C D	P W T	U / S	R / W	1	PDPTE: page directory														
Ignored																															0		PDTPE: not present																		
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 2MB page frame							Reserved			P A T	Ign.			G	1		D		A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																
X D	Ignored						Rsvd.			Address of page table														Ign.			0		I g n		A	P C D	P W T	U / S	R / W	1	PDE: page table														
Ignored																															0		PDE: not present																		
X D	Prot. Key ⁴		Ignored				Rsvd.			Address of 4KB page frame														Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page															
Ignored																															0		PTE: not present																		

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Reserved ²														Address of PML4 table														Ignored			P C D	P W T	Ign.			CR3																				
X D 3	Ignored										Rsvd.			Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present																	
Ignored																																		0			PML4E: not present																			
X D	Prot. Key ⁴		Ignored								Rsvd.			Address of 1GB page frame										Reserved										P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page									
X D	Ignored										Rsvd.			Address of page directory														Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory																	
Ignored																																		0			PDTPE: not present																			
X D	Prot. Key ⁴		Ignored								Rsvd.			Address of 2MB page frame										Reserved										P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page									
X D	Ignored										Rsvd.			Address of page table														Ign.			0	I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table																	
Ignored																																		0			PDE: not present																			
X D	Prot. Key ⁴		Ignored								Rsvd.			Address of 4KB page frame														Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page																
Ignored																																		0			PTE: not present																			

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored			P C D	P W T	Ign.			CR3															
X D 3	Ignored										Rsvd.			Address of page-directory-pointer table														Ign.			R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																															0			PML4E: not present																	
X D	Prot. Key ⁴			Ignored				Rsvd.			Address of 1GB page frame						Reserved				P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page																	
X D	Ignored										Rsvd.			Address of page directory														Ign.			0			I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory										
Ignored																															0			PDTPE: not present																	
X D	Prot. Key ⁴			Ignored				Rsvd.			Address of 2MB page frame						Reserved				P A T	Ign.			G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page																	
X D	Ignored										Rsvd.			Address of page table														Ign.			0			I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table										
Ignored																															0			PDE: not present																	
X D	Prot. Key ⁴			Ignored				Rsvd.			Address of 4KB page frame														Ign.			G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page														
Ignored																															0			PTE: not present																	

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through
User / Supervisor
Write / Read-only
Present

63	62	61	60	59	58	57	56	55	54	53	52	51		M ¹	M-1			32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored				P C D	P W T	Ign.		CR3															
X D 3	Ignored												Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U / S	R / W	1	PML4E: present												
Ignored																													0		PML4E: not present																				
X D	Prot. Key ⁴		Ignored										Rsvd.		Address of 1GB page frame				Reserved										P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDPTE: 1GB page										
X D	Ignored												Rsvd.		Address of page directory														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDPTE: page directory											
Ignored																													0		PDTPE: not present																				
X D	Prot. Key ⁴		Ignored										Rsvd.		Address of 2MB page frame										Reserved				P A T	Ign.		G	1	D	A	P C D	P W T	U / S	R / W	1	PDE: 2MB page										
X D	Ignored												Rsvd.		Address of page table														Ign.		0		I g n	A	P C D	P W T	U / S	R / W	1	PDE: page table											
Ignored																													0		PDE: not present																				
X D	Prot. Key ⁴		Ignored										Rsvd.		Address of 4KB page frame														Ign.		G	P A T	D	A	P C D	P W T	U / S	R / W	1	PTE: 4KB page											
Ignored																													0		PTE: not present																				

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

6	6	6	6	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Execute disabled

Global
Page size
Dirty
Accessed
Caching disabled
Write-through caching
User / Supervisor
Write / Read-only
Present

6	6	6	5	5	5	5	5	5	5	5	5		M ¹	M-1			3	3	3	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	
Reserved ²														Address of PML4 table														Ignored				P C D	P W T	Ign.				CR3									
X D 3	Ignored											Rsvd.		Address of page-directory-pointer table														Ign.		R s v d	I g n	A	P C D	P W T	U /S	R / W	1	PML4E: present									
Ignored																																0	PML4E: not present														
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 1GB page frame				Reserved								P A T	Ign.		G	1	D	A	P C D	P W T	U /S	R / W	1	PDPTE: 1GB page														
X D	Ignored						Rsvd.		Address of page directory														Ign.		0		I g n	A	P C D	P W T	U /S	R / W	1	PDPTE: page directory													
Ignored																																0	PDTPE: not present														
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 2MB page frame						Reserved						P A T	Ign.		G	1	D	A	P C D	P W T	U /S	R / W	1	PDE: 2MB page														
X D	Ignored						Rsvd.		Address of page table														Ign.		0		I g n	A	P C D	P W T	U /S	R / W	1	PDE: page table													
Ignored																																0	PDE: not present														
X D	Prot. Key ⁴		Ignored				Rsvd.		Address of 4KB page frame														Ign.		G	1	D	A	P C D	P W T	U /S	R / W	1	PTE: 4KB page													
Ignored																																0	PTE: not present														

4 x 50 ns table lookup +
1 x 50 ns access =
250 ns =
~750 instructions @ 3 GHz clock


I could be doing a lot of useful work while waiting to read memory !

What to do ?

Caching Generalities


Recap of Key Concepts in Caching

- Locality
 - *temporal (reuse within short amount of time)*
 - *spatial (use shortly physically nearby data)*
- Replacement algorithm
 - *LRU, Time-aware LRU in CDNs, Least-frequent LRU in CDNs, MRU in scanning big data*
- Write-through vs. write-back
- Working set
- Direct-mapped vs. partially associative vs. fully associative
- Speed vs. size (and thus cost) trade-off




Caching & TLBs


Intel Skylake Microarchitecture




Intel Skylake Microarchitecture




Intel Skylake Microarchitecture




Intel Skylake Microarchitecture




Intel Skylake Microarchitecture




Intel Skylake Microarchitecture




Intel Skylake Microarchitecture





Intel Skylake Microarchitecture
























Cache the translations of names using TLB

Split TLB to exploit access locality and on-chip location


Technology trade-offs: speed vs. cost/size



Cache the translations of names using TLB

Split TLB to exploit access locality and on-chip location


Technology trade-offs: speed vs. cost/size





Virtual address VA





CPU looks up VA
in TLB














Read from L1 = ~4 cycles




Read from L1 = ~4 cycles
Read from L2 = ~12 cycles




Read from L1 = ~4 cycles
Read from L2 = ~12 cycles
Read from L3 = ~30-40 cycles





Read from L1 = ~4 cycles
Read from L2 = ~12 cycles
Read from L3 = ~30-40 cycles
Read from RAM = ~100-120 cycles





Read from L1 = ~4 cycles
Read from L2 = ~12 cycles
Read from L3 = ~30-40 cycles
Read from RAM = ~100-120 cycles





















What happens to TLB on an address-space switch?
(i.e., source namespace differs => CR3 root of namespace changes)




What happens to TLB on an address-space switch?
(i.e., source namespace differs => CR3 root of namespace changes)


Clear TLB



vs.

Process-context identifier (PCID)



This is HW-managed TLB !






This is HW-managed TLB !

In SW-managed TLB (MIPS, SPARC, ...)

- TLB miss -> exception to OS
- OS walks PTs, populates TLB




This is HW-managed TLB !

In SW-managed TLB (MIPS, SPARC, ...)

- TLB miss -> exception to OS
- OS walks PTs, populates TLB
- trade-offs re. layer to delegate to
- TLB size vs. memory size trade-off is workload-dependent => hard!


Cache structure

Cache entry (line)



Cache structure

Cache entry (line)




Address (cache lookup key)

n-bit address



Cache structure




Cache structure

n-bit address




Direct-mapped cache




n-bit address



Fully associative cache



Cache structure




Cache structure




Overhead of memory-location name resolution

TLB cache line



Overhead of memory-location name resolution

TLB cache line



- Skylake (4 KiB pages)
 - *L1 i-TLB: 16 sets * 8-way set-associative = 128 entries*
 - *L1 d-TLB: 16 sets * 4-way set associative = 64 entries*
 - *L2 shared TLB: 256 sets * 12-way set associative = 1536 entries*

PIPT L1 d/i-cache ?

Virtual address



TLB

Physical address




PIPT L1 d/i-cache ?

Virtual address



TLB


Physical address



- PIPT (Physically indexed / Physically tagged)
- *TLB lookup overhead on L1 hits*
- *25% if TLB hits*
- *a lot worse if TLB misses (e.g., could have data in L1 cache but mapping in L2 or beyond)*

VIVT L1 d/i-cache ?


Virtual address




TLB

VIVT L1 d/i-cache ?


- VIVT (Virtually indexed / Virtually tagged)
- *TLB lookups become free*
- *aliasing problems !*
- *how to distinguish between processes ?*



VIPT L1 d/i-cache ?




VIPT L1 d/i-cache ?



VIPT L1 d/i-cache ?

- VIPT (Virtually indexed / Physically tagged)
- *TLB lookups are "free"*
- *all problems go away*



Zero-cost VA-to-PA resolution



This slide is not about the TLB but about the memory cache (in particular L1, since for L2/L3 the TLB overhead is negligible)

- Types of main memory caches
 - *PIPT (Physically indexed / Physically tagged)*
 - TLB lookup introduces 25% overhead on L1 hits
 - *VIVT (Virtually indexed / Virtually tagged)*
 - Aliasing problems + how to distinguish between processes?
 - *VIPT (Virtually indexed / Physically tagged)*
 - Parallel lookup in TLB and L1 => mask entirely the TLB's (<1 cycle) as part of L1's 3-4 cycles
 - ~~*PIVT (Physically indexed / Virtually tagged)*~~
- Caches on x86
 - *L1 is VIPT*
 - *L2 and L3 are PIPT*

Summary

- MMU maps memory VAs (names) to PAs (values)
- Space scalability
 - *name space is sparse => use hierarchical, multi-level page tables (directories)*
 - *use pages and offsets as a way to avoid looking up every single location*
 - *reduce number name lookups by aggregating locations (huge pages)*
- Performance scalability
 - *cache mappings in TLBs*
 - *mask TLB lookup with VIPT memory caches (in the common case)*
- Make common case fast, make rare case merely correct

Reference Values for System Design

Reference Values (absolute time)

- L1 / L2 / main RAM reference ~ 1 / 4 / 40-50 ns (modern RAM like DDR4 even higher... 100+ ns)
- DRAM bandwidth ~200 GB/sec (DDR4/DDR5 multi-channel >500 GB/sec, HBM in GPUs >1 TB/sec)
- Flash SSD random access 50-100 microsec (NVMe SSDs can be even lower)
- Flash SSD bandwidth 5-15 GB/sec
- Seek on enterprise-grade HDD ~4 millisecc
- Bandwidth of enterprise-grade HDD ~150 MB/sec
- Mutex lock or unlock ~ 15-100 ns (*depending on whether share cache line, are contended, are cache-aligned ...*)
- Packet RTT within a datacenter < 10 microsec (ignoring software stacks)
- Bandwidth between two hosts in a data center 10-400 Gbps
- Compress 1 KB of data (with Snappy/LZ77) ~ 2 microsec
- Packet roundtrip CA -> Amsterdam -> CA = 150 millisecc (*note: speed of light in fiber ~5 msec/1,000 km*)

Reference Values (CPU cycles)

- Register-register ADD/OR/etc. < 1 CPU cycle (*in an OO, pipelined processor*)
- Register write ~ 1 cycle
- Correctly / incorrectly predicted "if" branch = 1 cycle / 10-20 cycles
- L1 / L2 / L3 / main RAM read = ~ 4 cycles / ~ 20 cycles / ~ 30 -50 cycles / ~ 100 -150 cycles
- TLB hit = 0.5 - 1 cycle (DDR4/5 250-350 cycles)
- CAS = 15-30 cycles (increases with the number of cores !)
- C function direct / indirect call = 10-20 cycles / 20-50 cycles
- Kernel crossing round-trip = 500 - 1,200 cycles
- Thread context switch (direct costs) = 2K - 15K cycles
- On NUMA, different-socket mem hierarchy access is 3 - 10x that of non-NUMA